IN THE CLAIMS:

Please amend the following claims.

CLEAN VERSION OF AMENDED CLAIMS:

1. (Amended) A method of forming a transistor, comprising:

forming an alignment component on a substrate of a semiconductor material;

depositing a metal layer over the substrate and the alignment component;

reacting the metal layer with the semiconductor material of the substrate to form two silicide regions, the silicide regions having inner surfaces which face one another, wherein an upper portion of each inner surface contacts the alignment component and a lower portion of each inner surface contacts the semiconductor material of the substrate; and

replacing the alignment component with a conductive gate.

2. The method of claim 1 wherein the alignment component is non-conductive.

3. The method of claim 2 wherein the alignment component is made of a material selected from the group consisting of a silicon oxide and silicon nitride.

4. The method of claim 1 wherein the alignment component is made of a material which does not react with the metal layer when the metal layer is reacted with the semiconductor material of the substrate.

5. The method of claim 1 wherein the alignment component has a thickness of between 1000Å and 2500Å.

6. The method of claim 1 wherein the alignment component is less than 0.10 microns wide.

7. The method of claim 1 wherein the metal layer is selected from the group consisting of a material comprising tungsten, cobalt and titanium.

8. The method of claim 1 wherein the metal layer is between 300Å and 400 Å thick.

9. (Amended) The method of claim 1 wherein the silicide regions have lower surfaces located lower than a lower surface of the alignment component.

10. (Amended) The method of claim 1 wherein the alignment component is replaced with the gate according to a method comprising:

depositing a layer over the silicide regions and the alignment component;

planarizing the layer at least until the alignment component is exposed;

etching the alignment component at least until the substrate is exposed to leave an opening between the inner surfaces of the silicide regions; and

forming the gate in the opening.

11. (Amended) The method of claim 10 wherein, after the etching of the alignment component, the upper portions of the inner surfaces are exposed.

12. The method of claim 10 wherein the alignment component and the layer are made of different materials, one being made of a silicon oxide and the other being made of silicon nitride.

13. The method of claim 1 wherein the gate is formed according to a method comprising:

depositing a gate dielectric layer; and

forming a gate electrode on the gate dielectric layer.

14. The method of claim 13 wherein the gate dielectric layer is less than 10Å thick.

15. The method of claim 13 wherein the gate electrode is made out of a metal.

16. The method of claim 1, further comprising:

forming doped regions which extend from the silicide regions in underneath the gate.

17. The method of claim 13 wherein the gate dielectric layer has a dielectric constant of at least 100.

18. The method of claim 13 wherein the gate dielectric layer comprises a material selected from the group consisting of strontium titanate, and barium strontium titanate.